



1/158




FIG. 1

2/158




FIG. 2

3/158

Pin	Signal Name	Pin	Signal Name
1	MA[9]	41	RA[21]
2	VSS	42	RA[20]
3	CD_IRQ	43	SD[0]
4	MA[8]	44	SD[15]
5	MA[7]	45	VSS
6	MA[6]	46	DRQ[0]
7	CD_DRQ	47	SD[1]
8	VSS	48	SD[14]
9	MA[5]	49	VCC
10	MA[4]	50	DAK[0]#
11	CD_DAK#	51	SD[2]
12	MA[3]	52	SD[13]
13	MA[2]	53	VSS
14	VCC	54	IRQ[3]
15	CD_CS#	55	SD[3]
16	MA[1]	56	SD[12]
17	MA[0]	57	VCC
18	BKSEL[3]#	58	IRQ[5]
19	BKSEL[2]#	59	SD[4]
20	VSS	60	SD[11]
21	BKSEL[1]#	61	VSS
22	BKSEL[0]#	62	SD[5]
23	DRQ[7]	63	SD[10]
24	DAK[7]#	64	TC
25	ROMCS#	65	VSS
26	RAHLD#	66	SD[6]
27	RAS#	67	SD[9]
28	MWE#	68	IOR#
29	IVCC	69	VCC
30	IVSS	70	SD[7]
31	DRQ[6]	71	SD[8]
32	DAK[6]#	72	IOW#
33	VSS	73	AEN
34	XTAL2I	74	IOCHRDY
35	XTAL2O	75	IOCS16#
36	XTAL1I	76	IOCHK#
37	XTAL1O	77	VSS
38	VCC	78	IRQ[7]
39	DAK[5]#	79	IRQ[2]
40	DRQ[5]	80	DRQ[1]

FIG. 3A

4/158

Pin	Signal Name	Pin	Signal Name
81	DAK[1]#	121	GAMIN[0]
82	SA[8]	122	SA[7]
83	SA[9]	123	SA[6]
84	SA[10]	124	SA[5]
85	SA[11]	125	SA[4]
86	GPOUT[1]	126	SA[3]
87	AVSS	127	SA[2]
88	AVCC	128	SA[1]
89	AVSS	129	SA[0]
90	IREF	130	SBHE#
91	PNPCS	131	GAMIN[3]
92	CFILT	132	GAMIN[2]
93	AVSS	133	MIDIRX
94	AVCC	134	MIDITX
95	AREF	135	DAK[3]#
96	AUX1[L]	136	DRQ[3]
97	MIC[L]	137	IVSS
98	AVSS	138	IVCC
99	AVCC	139	SUSPEND#
100	MIC[R]	140	C32KHZ
101	AUX1[R]	141	GAMIO[0]
102	AUX2[L]	142	VSS
103	LINEIN[L]	143	GAMIO[1]
104	LINEIN[R]	144	GAMIO[2]
105	AUX2R	145	VCC
106	AVSS	146	MD[7]
107	AVSS	147	MD[6]
108	AVCC	148	MD[5]
109	LINEOUT[L]	149	GAMIO[3]
110	LINEOUT[R]	150	VSS
111	AVSS	151	MD[4]
112	MONOOUT	152	IRQ[11]
113	MONOIN	153	IRQ[12]
114	AVSS	154	MD[3]
115	AVCC	155	VCC
116	AVCC	156	MD[2]
117	AVSS	157	MD[1]
118	GPOUT[0]	158	MD[0]
119	RESET	159	IRQ[15]
120	GAMIN[1]	160	MA[10]

FIG. 3B

5/158

Pin	Signal Name	Pin	Signal Name
1	SA[7]	41	EX_DRQ
2	SA[8]	42	GAMIN[3]
3	GPOUT[0]	43	GAMIN[2]
4	RESET	44	GAMIN[1]
5	GPOUT[1]	45	GAMIN[0]
6	VCC	46	GAMIO[3]
7	AVSS	47	GAMIO[2]
8	AVSS	48	GAMIO[1]
9	IREF	49	GAMIO[0]
10	CFILT	50	IVSS
11	AVSS	51	VSS
12	AVCC	52	MA[0]
13	AREF	53	MA[1]
14	AUX1[L]	54	EX_DAK#
15	MIC[L]	55	VCC
16	AVSS	56	MA[2]
17	AVCC	57	MA[3]
18	AVSS	58	MA[4]
19	AUX1[R]	59	MA[5]
20	MIC[R]	60	EX_IRQ
21	AUX2[R]	61	EX_CS#
22	LINEIN[R]	62	VSS
23	AVSS	63	MA[6]
24	LINEIN1[L]	64	MA[7]
25	AUX2[L]	65	MA[8]
26	AVCC	66	MA[9]
27	LINEOUT[R]	67	MA[10]
28	AVSS	68	DAK[5]#
29	LINEOUT[L]	69	MD[0]
30	MONOOUT	70	MD[1]
31	MONOIN	71	MD[2]
32	AVSS	72	MD[3]
33	AVCC	73	VSS
34	AVSS	74	DRQ[5]
35	PNPCS	75	VCC
36	SA[9]	76	DAK[6]#
37	SA[10]	77	DRQ[6]
38	SA[11]	78	MD[4]
39	VCC	79	MD[5]
40	VSS	80	MD[6]

FIG. 4A

6/158

Pin	Signal Name	Pin	Signal Name
81	MD[7]	121	SD[11]
82	IVCC	122	SD[10]
83	DRQ[7]	123	SD[9]
84	DAK[7]#	124	SD[8]
85	ROMCS#	125	TC
86	RAHLD#	126	DRQ[1]
87	RAS#	127	DAK[1]#
88	MWE#	128	AEN
89	RA[20]	129	IOCHRDY
90	RA[21]	130	IRQ[2]
91	VCC	131	IRQ[3]
92	IRQ[15]	132	IOR#
93	IRQ[12]	133	VSS
94	BKSEL[0]#	134	VCC
95	BKSEL[1]#	135	IOW#
96	VSS	136	IOCS16#
97	BKSEL[2]#	137	SD[0]
98	BKSEL[3]#	138	SD[1]
99	IRQ[11]	139	SD[2]
100	XTAL1I	140	SD[3]
101	XTAL1O	141	VSS
102	VSS	142	SD[4]
103	XTAL2O	143	SD[5]
104	XTAL2I	144	SD[6]
105	VCC	145	SD[7]
106	MIDIRX	146	VCC
107	MIDITX	147	IVSS
108	C32KHZ	148	IRQ[6]
109	SUSPEND#	149	IRQ[7]
110	VSS	150	IOCHK#
111	SBHE#	151	SA[0]
112	DRQ[0]	152	SA[1]
113	DAK[0]#	153	SA[2]
114	IVCC	154	SA[3]
115	VCC	155	SA[4]
116	SD[15]	156	SA[5]
117	SD[14]	157	VSS
118	SD[13]	158	DRQ[3]
119	SD[12]	159	DAK[3]#
120	VSS	160	SA[6]

FIG. 4B

7/158

System Control			Codec		Local Memory		Ports, Misc.		
		pwr & gnd	10	pwr & gnd	15	pwr & gnd	6	pwr & gnd	6
SD[15:0]	16	IOCS16#	1	MIC[L,R]	2	MA[10:0]	11	XTAL1I	1
SA[11:0]	12	IOCHRDY	1	AUX1[L,R]	2	MD[7:0]	8	XTAL1O	1
SBHE#	1	AEN	1	AUX2[L,R]	2	BKSEL[3:0]#	4	XTAL2I	1
DRQ[7:5,3,1:0]	6	CD_IRQ	1	LINEIN[L,R]	2	ROMCS#	1	XTAL2O	1
DAK[7:5,3,1:0]#	6	CD_DRQ	1	LINEOUT[L,R]	2	RAHLD#	1	MIDIRX	1
TC	1	CD_DAK#	1	MONOIN	1	RA[21:20]	2	MIDITX	1
IRQ[15,12,11]	3	CD_CS#	1	MONOOUT	1	MWE#	1	GAMIN[3:0]	4
IRQ[7,5,3,2]	4	RESET	1	IREF	1	RAS#	1	GAMIO[3:0]	4
IOCHK#	1	SUSPEND#	1	CFILT	1	*EFFECT#			
IOR#	1	C32KHZ	1	AREF	1	*FRSYNC#			TOTAL
IOW#	1	PNPCS	1	GPOUT[1:0]	2				
	52		21		32		35		20
									160

FIG. 5

8/158




FIG. 6A

9/158




FIG. 6B

10/158

<i>Name</i>	<i>Qty</i>	<i>Type</i>	<i>Description</i>
<i>BKSEL[3:0]#</i>	<i>4</i>	<i>output</i>	<i>Bank Selects. Used in to control the CAS inputs to each of the DRAM banks or the Output Enable inputs to each of the ROM banks.</i>
<i>C32KHZ / EFFECT#</i>	<i>1</i>	<i>input / output</i>	<i>Based on the power-up state of RA[21], this pin is either a clock input or an output to an external DSP. C32KHZ (RA[21] high) is a 32 KHz clock used in suspend mode to operate the refresh circuitry. EFFECT# (RA[21] low) becomes active during the writes to DRAM that are for the delay-based effects from the synthesizer.</i>
<i>SUSPEND# / FRSYNC#</i>	<i>1</i>	<i>input / output</i>	<i>Based on the power-up state of RA[21], this pin is either an input to cause suspend mode or an output to an external DSP. SUSPEND# (RA[21] high) is a system control signal. FRSYNC# (RA[21] low) becomes active at the beginning of each new frame.</i>
<i>MA[10:3]</i>	<i>8</i>	<i>bi-dir</i>	<i>Memory Address. Are the multiplexed row-column address bits for DRAM cycles. Are the multiplexed RLA[10:3] outputs and D[15:8] inputs for ROM cycles.</i>
<i>MA[2:0]</i>	<i>3</i>	<i>output</i>	<i>Memory Address. Are the multiplexed row-column address bits for DRAM cycles. Are the RLA[2,1,19] outputs for ROM cycles.</i>

FIG. 7A

11/158

<i>Name</i>	<i>Qty</i>	<i>Type</i>	<i>Description</i>
<i>MD[7:0]</i>	<i>8</i>	<i>bi-dir</i>	<i>Data Bus. Are the data-bus bits for DRAM cycles. Are the multiplexed RLA[18:11] outputs and D[7:0] inputs for ROM cycles. For serial EEPROM accesses, MD[2] is the clock, SK. MD[1] is DI (serial EEPROM data input). MD[0] is DO (serial EEPROM data output).</i>
<i>MWE#</i>	<i>1</i>	<i>output</i>	<i>Write Enable. Goes to the WE# pin of all the DRAM banks; is high during refresh cycles. During reset, MWE# becomes an input that is used to select between pin options (see PIN SUMMARY in the general description part of this document).</i>
<i>RA[21:20]</i>	<i>2</i>	<i>bi-dir</i>	<i>ROM Address. These outputs provide the ROM address during ROM accesses. During reset, these become inputs that are used to select between pin options; see the PIN SUMMARY section of the general description for details).</i>
<i>RAHLD#</i>	<i>1</i>	<i>output</i>	<i>ROM Address Hold. Used to latch the state of MD[7:0] (RLA[18:11]) and MA[10:3] (RLA[10:3]) in external latches during ROM accesses.</i>
<i>RAS#</i>	<i>1</i>	<i>output</i>	<i>Goes to the RAS# pin of all the DRAM banks.</i>
<i>ROMCS#</i>	<i>1</i>	<i>output</i>	<i>ROM Chip Select. Goes to the CS# input to all the ROM banks.</i>

FIG. 7B

12/158

Mnemonic	Description	I/O Addr.	Index	Rd-Wr	Module
UMCR	Mix Control Register	P2XR+0	-	rd-wr	sys con
UISR	IRQ Status Register	P2XR+6	-	read	sys con
U2X6R	Sound Blaster 2x6 Register	P2XR+6	-	write	sys con
UACWR	AdLib Command Write Register	P2XR+8, 388	-	write	sys con
UASRR	AdLib Status Read Register	P2XR+8, 388	-	read	sys con
UADR	AdLib Data Register	P2XR+9, 389	-	rd-wr	sys con
UACRR	AdLib Command Read Register	P2XR+0Ah	-	read	sys con
UASWR	AdLib Status Write Register	P2XR+0Ah	-	write	sys con
UHRDP	GUS Hidden Register Data Port	P2XR+0Bh	-	rd-wr	sys con
UI2XCR	Sound Blaster IRQ 2xC Register	P2XR+0Ch	-	rd-wr	sys con
U2XCR	Sound Blaster 2xC Reg. (no IRQ)	P2XR+0Dh	-	write	sys con
U2XER	Sound Blaster 2xE Register	P2XR+0Eh	-	rd-wr	sys con
URCR	Register Control Register	P2XR+0Fh	-	write	sys con
USRR	Status Read Register	P2XR+0Fh	-	read	sys con
UDCI	DMA Channel Control Register	P2XR+0Bh	UMCR[6]=0, URCR[2:0]=0	rd-wr	sys con
UICI	Interrupt Control Register	P2XR+0Bh	UMCR[6]=1, URCR[2:0]=0	rd-wr	sys con
UGP1I	General Purpose Reg. 1 (Back Door)	P2XR+0Bh	URCR[2:0]=1	rd-wr	sys con
UGP2I	General Purpose Reg. 2 (Back Door)	P2XR+0Bh	URCR[2:0]=2	rd-wr	sys con
UGPA1I	General Purpose Reg. 1 Address	P2XR+0Bh	URCR[2:0]=3	rd-wr	sys con

FIG. 8A

13/158

Mnemonic	Description	I/O Addr.	Index	Rd-Wr	Module
UGPA2I	General Purpose Reg. 2 Address	P2XR+0Bh	URCR[2:0]=4	rd-wr	sys con
UCLRIL	Clear Interrupt Register	P2XR+0Bh	URCR[2:0]=5	write	sys con
UJMPL	Jumper Register	P2XR+0Bh	URCR[2:0]=6	rd-wr	sys con
UGP1I	Gen. Purp. Reg. 1 (Emulation Addr)	UGPA1I	-	rd-wr	sys con
UGP2I	Gen. Purp. Reg. 2 (Emulation Addr)	UGPA2I	-	rd-wr	sys con
GGCR	Game Control Register	201	-	rd-wr	ports
GMCR	MIDI Control Register	P3XR+0	-	write	ports
GMSR	MIDI Status Register	P3XR+0	-	read	ports
GMTDR	MIDI Transmit Data Register	P3XR+1	-	write	ports
GMRDR	MIDI Receive Data Register	P3XR+1	-	read	ports
SVSR	Synth Voice Select Register	P3XR+2	-	rd-wr	synth
IGIDXR	General Index Register	P3XR+3	-	rd-wr	sys con
I16DP	General 16-bit I/O Data Port	P3XR+(4-5)	-	rd-wr	sys con
I8DP	General 8-bit I/O Data Port	P3XR+5	-	rd-wr	sys con
SACI	Synth Address Control (1 per voice)	P3XR+5	IGIDXR=0,80	wr,rd	synth
SFCI	Synth Frequency Control (1 per voice)	P3XR+(4-5)	IGIDXR=1,81	wr,rd	synth
				wr,rd	synth
SASHI	Synth Addr. Start High (1 per voice)	P3XR+(4-5)	IGIDXR=2,82	wr,rd	synth
SASLI	Synth Addr. Start Low (1 per voice)	P3XR+(4-5)	IGIDXR=3,83	wr,rd	synth
SAEHI	Synth Addr. End High (1 per voice)	P3XR+(4-5)	IGIDXR=4,84	wr,rd	synth
SAELI	Synth Addr. End Low (1 per voice)	P3XR+(4-5)	IGIDXR=5,85	wr,rd	synth

FIG. 8B

14/158

Mnemonic	Description	I/O Addr.	Index	Rd-Wr	Module
SVRI	Synth Volume Rate (1 per voice)	P3XR+5	IGIDXR=6,86	wr,rd	synth
SVSI	Synth Volume Start(1 per voice)	P3XR+5	IGIDXR=7,87	wr,rd	synth
SVEI	Synth Volume End(1 per voice)	P3XR+5	IGIDXR=8,88	wr,rd	synth
SVLI	Synth Volume Level(1 per voice)	P3XR+(4-5)	IGIDXR=9,89	wr,rd	synth
SAHI	Synth Address High (1 per voice)	P3XR+(4-5)	IGIDXR=A,8A	wr,rd	synth
SALI	Synth Address Low (1 per voice)	P3XR+(4-5)	IGIDXR=B,8B	wr,rd	synth
SROI	Synth Right Offset (1 per voice)	P3XR+(4-5)	IGIDXR=C,8C	wr,rd	synth
SVCI	Synth Volume Control(1 per voice)	P3XR+5	IGIDXR=D,8D	wr,rd	synth
SAVI	Synth Active Voices	P3XR+5	IGIDXR=E,8E	wr,rd	synth
SVII	Synth Voice IRQ	P3XR+5	IGIDXR=8F	read	synth
SUAI	Synth Upper Address (1 per voice)	P3XR+5	IGIDXR=10,90	wr,rd	synth
SEAH	Synth Effect Addr High (1 per voice)	P3XR+(4-5)	IGIDXR=11,91	wr,rd	synth
SEAL	Synth Effect Addr Low (1 per voice)	P3XR+(4-5)	IGIDXR=12,92	wr,rd	synth
SLOI	Synth Left Offset (1 per voice)	P3XR+(4-5)	IGIDXR=13,93	wr,rd	synth

FIG. 8C

15/158

Mnemonic	Description	I/O Addr.	Index	Rd-Wr	Module
SEASI	Synth Effect Accum Sel (1 per voice)	P3XR+5	IGIDXR=14,94	wr, rd	synth
SMSI	Synth Mode Select (1 per voice)	P3XR+5	IGIDXR=15,95	wr, rd	synth
SEVI	Synth Effect Volume (1 per voice)	P3XR+(4-5)	IGIDXR=16,96	wr, rd	synth
SFLFOI	Synth Frequency LFO (1 per voice)	P3XR+5	IGIDXR=17,97	wr, rd	synth
SVLFOI	Synth Volume LFO (1 per voice)	P3XR+5	IGIDXR=18,98	wr, rd	synth
SGMI	Synth Global Mode	P3XR+5	IGIDXR=19,99	wr, rd	synth
SLFOBI	Synth LFO Base Address	P3XR+(4-5)	IGIDXR=1A,9A	wr, rd	synth
SROFI	Synth Right Offset Final (1 per voice)	P3XR+(4-5)	IGIDXR=1B,9B	wr, rd	synth
SLOFI	Synth Left Offset Final (1 per voice)	P3XR+(4-5)	IGIDXR=1C,9C	wr, rd	synth
SEVFI	Synth Effect Vol. Final (1 per voice)	P3XR+(4-5)	IGIDXR=1D,9D	wr, rd	synth
SVIRI	Synth Voice Read IRQ	P3XR+5	IGIDXR=9F	read	synth
LDMACI	LMC DMA Control	P3XR+5	IGIDXR=41	rd-wr	lmc
LDSALI	LMC DMA Start Address[19:4]	P3XR+(4-5)	IGIDXR=42	rd-wr	lmc
LMALI	LMC I/O Address Low[15:0]	P3XR+(4-5)	IGIDXR=43	rd-wr	lmc
LMAHI	LMC I/O Address High[23:16]	P3XR+5	IGIDXR=44	rd-wr	lmc
UASBCI	AdLib-Sound Blaster Control	P3XR+5	IGIDXR=45	rd-wr	sys con
UAT1I	AdLib Timer1 Count	P3XR+5	IGIDXR=46	rd-wr	sys con
UAT2I	AdLib Timer2 Count	P3XR+5	IGIDXR=47	rd-wr	sys con
XXXX	ADC sample rate--no longer used	P3XR+5	IGIDXR=48	write	synth
XXXX	ADC control reg--no longer used	P3XR+5	IGIDXR=49	rd-wr	synth
GJTDI	Joystick Trim DAC	P3XR+5	IGIDXR=4B	rd-wr	port

FIG. 9A

16/158

Mnemonic	Description	I/O Addr.	Index	Rd-Wr	Module
URSTI	Reset Register	P3XR+5	IGIDXR=4C	rd-wr	sys con
LDSAHI	LMC DMA Start Addr[23:20], [3:0]	P3XR+5	IGIDXR=50	rd-wr	lmc
LMSBAI	LMC 16-Bit Access Register	P3XR+(4-5)	IGIDXR=51	rd-wr	lmc
LMCFI	LMC Configuration Register	P3XR+(4-5)	IGIDXR=52	rd-wr	lmc
LMCI	LMC Control Register	P3XR+5	IGIDXR=53	rd-wr	lmc
LMRFAI	LMC Record FIFO Base Addr[23:8]	P3XR+(4-5)	IGIDXR=54	rd-wr	lmc
LMPFAI	LMC Play FIFO Base Addr[23:8]	P3XR+(4-5)	IGIDXR=55	rd-wr	lmc
LMFSI	LMC FIFO Size	P3XR+(4-5)	IGIDXR=56	rd-wr	lmc
LDICI	LMC DMA Interleave Control	P3XR+(4-5)	IGIDXR=57	rd-wr	lmc
LDIBI	LMC DMA Interleave Base A[23:8]	P3XR+(4-5)	IGIDXR=58	rd-wr	lmc
ICMPTI	Compatibility Register	P3XR+5	IGIDXR=59	rd-wr	sys con
IDECI	Decode Control Register	P3XR+5	IGIDXR=5A	rd-wr	sys con
IVERI	Version Number Register	P3XR+5	IGIDXR=5B	rd-wr	sys con
IEMUAI	Emulation Register A	P3XR+5	IGIDXR=5C	rd-wr	sys con
IEMUBI	Emulation Register B	P3XR+5	IGIDXR=5D	rd-wr	sys con
GMRFAI	MIDI Receive FIFO Access Reg.	P3XR+5	IGIDXR=5E	write	sys con
ITCI	Test Control Register	P3XR+5	IGIDXR=5F	rd-wr	sys con
UCCDR	Codec/CD-ROM--no longer used	P3XR+6	-	write	sys con
LMBDR	LMC Byte Data	P3XR+7	-	rd-wr	lmc
CIDXR	Codec Index Address Register	PCODAR+0	-	rd-wr	codec
CDATAP	Codec Indexed Data Port	PCODAR+1	-	rd-wr	codec

FIG. 9B

17/158

Mnemonic	Description	I/O Addr.	Index	Rd-Wr	Module
CSR1R	Codec Status Register 1	PCODAR+2	-	read	codec
CPDR	Playback Data Register	PCODAR+3	-	write	codec
CRDR	Record Data Register	PCODAR+3	-	read	codec
CLICI	Left A/D Input Control	PCODAR+1	CIDXR[4:0]=0	rd-wr	codec
CRICI	Right A/D Input Control	PCODAR+1	CIDXR[4:0]=1	rd-wr	codec
CLAX1I	Left Aux 1/Synth Input Control	PCODAR+1	CIDXR[4:0]=2	rd-wr	codec
CRAX1I	Right Aux 1/Synth Input Control	PCODAR+1	CIDXR[4:0]=3	rd-wr	codec
CLAX2I	Left Auxiliary 2 Input Control	PCODAR+1	CIDXR[4:0]=4	rd-wr	codec
CRAX2I	Right Auxiliary 2 Input Control	PCODAR+1	CIDXR[4:0]=5	rd-wr	codec
CLDACI	Left DAC Control	PCODAR+1	CIDXR[4:0]=6	rd-wr	codec
CRDACI	Right DAC Control	PCODAR+1	CIDXR[4:0]=7	rd-wr	codec
CPDFI	Playback Data Format	PCODAR+1	CIDXR[4:0]=8	rd-wr	codec
CFIG1I	Configuration Register 1	PCODAR+1	CIDXR[4:0]=9	rd-wr	codec
CEXTI	External Control	PCODAR+1	CIDXR[4:0]=A	rd-wr	codec
CSR2I	Status Register 2	PCODAR+1	CIDXR[4:0]=B	read	codec
CMODEI	Mode Select, ID	PCODAR+1	CIDXR[4:0]=C	rd-wr	codec
CLCI	Loopback Control	PCODAR+1	CIDXR[4:0]=D	rd-wr	codec

FIG. 9C

18/158

Mnemonic	Description	I/O Addr.	Index	Rd-Wr	Module
CUPCTI	Upper Playback Count	PCODAR+1	CIDXR[4:0]=E	rd-wr	codec
CLPCTI	Lower Playback Count	PCODAR+1	CIDXR[4:0]=F	rd-wr	codec
CFG2I	Configuration Register 2	PCODAR+1	CIDXR[4:0]=10	rd-wr	codec
CFG3I	Configuration Register 3	PCODAR+1	CIDXR[4:0]=11	rd-wr	codec
CLLCI	Left Line Input Control	PCODAR+1	CIDXR[4:0]=12	rd-wr	codec
CRLCI	Right Line Input Control	PCODAR+1	CIDXR[4:0]=13	rd-wr	codec
CUTIMI	Upper Timer	PCODAR+1	CIDXR[4:0]=14	rd-wr	codec
CLTIMI	Lower Timer	PCODAR+1	CIDXR[4:0]=15	rd-wr	codec
CLMICI	Left Microphone Input Control	PCODAR+1	CIDXR[4:0]=16	rd-wr	codec
CRMICI	Right Microphone Input Control	PCODAR+1	CIDXR[4:0]=17	rd-wr	codec
CSR3I	Status Register 3	PCODAR+1	CIDXR[4:0]=18	rd-wr	codec
CLOAI	Left Output Attenuation	PCODAR+1	CIDXR[4:0]=19	rd-wr	codec
CMONOI	Mono Input And Output Control	PCODAR+1	CIDXR[4:0]=1A	rd-wr	codec
CROAI	Right Output Attenuation	PCODAR+1	CIDXR[4:0]=1B	rd-wr	codec
CRDFI	Record Data Format	PCODAR+1	CIDXR[4:0]=1C	rd-wr	codec
CPVFI	Playback Variable Frequency	PCODAR+1	CIDXR[4:0]=1D	rd-wr	codec
CURCTI	Upper Record Count	PCODAR+1	CIDXR[4:0]=1E	rd-wr	codec
CLRCTI	Lower Record Count	PCODAR+1	CIDXR[4:0]=1F	rd-wr	codec
PCSNBR	Card Select Number Back Door	201	-	rd-wr	sys con
PIDXR	Plug And Play Index Addr. Register	279	-	write	sys con
PNPWRP	Plug And Play Write Port	A79	-	write	sys con

FIG. 10A

19/158

Mnemonic	Description	I/O Addr.	Index	Rd-Wr	Module
PNPRDP	Plug And Play Read Data Port	PNPRDP	-	read	sys con
PSRPAI	PNP Set PNPRDP Address	A79	279=00	write	sys con
PISOCI	PNP Isolate Command	PNPRDP	279=01	read	sys con
PCCCI	PNP Configuration Control Cmd.	A79	279=02	write	sys con
PWAKEI	PNP Wake[CSN] Command	A79	279=03	write	sys con
PRESOI	PNP Resource Data Register	PNPRDP	279=04	read	sys con
PRESSI	PNP Resource Data Status	PNPRDP	279=05	read	sys con
PCSN	PCP Card Select Number	PNPRDP, A79	279=06	rd-wr	sys con
PLDNI	PNP Logical Device Number (LDN)	PNPRDP, A79	279=07	rd-wr	sys con
PUIACTI	PNP Audio Activate Register	PNPRDP, A79	LDN=0,279=30	rd-wr	sys con
PURCI	PNP Audio I/O Range Check	PNPRDP, A79	LDN=0,279=31	rd-wr	sys con
P2X0HI	PNP set P2xr[9:8]	PNPRDP, A79	LDN=0,279=60	rd-wr	sys con
P2X0LI	PNP set P2xr[7:4]	PNPRDP, A79	LDN=0,279=61	rd-wr	sys con
P2X6HI	PNP set P2xr[9:8]	PNPRDP, A79	LDN=0,279=62	rd-wr	sys con
P2X6LI	PNP set P2xr[7:4]	PNPRDP, A79	LDN=0,279=63	rd-wr	sys con
P2X8HI	PNP set P2xr[9:8]	PNPRDP, A79	LDN=0,279=64	rd-wr	sys con
P2X8LI	PNP set P2xr[7:4]	PNPRDP, A79	LDN=0,279=65	rd-wr	sys con
P3X0HI	PNP set P3xr[9:8]	PNPRDP, A79	LDN=0,279=66	rd-wr	sys con
P3X0LI	PNP set P3xr[7:4]	PNPRDP, A79	LDN=0,279=67	rd-wr	sys con
PHCAI	PNP set PCODAR[9:8]	PNPRDP, A79	LDN=0,279=68	rd-wr	sys con
PLCAI	PNP set PCODAR[7:2]	PNPRDP, A79	LDN=0,279=69	rd-wr	sys con

FIG. 10B

20/158

Mnemonic	Description	I/O Addr.	Index	Rd-Wr	Module
PUI1SI	PNP Audio IRQ Channel 1 Select	PNPRDP, A79	LDN=0,279=70	rd-wr	sys con
PUI1TI	PNP Audio IRQ Channel 1 Type	PNPRDP	LDN=0,279=71	read	sys con
PUI2SI	PNP Audio IRQ Channel 2 Select	PNPRDP, A79	LDN=0,279=72	rd-wr	sys con
PUI2TI	PNP Audio IRQ Channel 2 Type	PNPRDP	LDN=0,279=73	read	sys con
PUD1SI	PNP Audio DMA Channel 1 Select	PNPRDP, A79	LDN=0,279=74	rd-wr	sys con
PUD2SI	PNP Audio DMA Channel 2 Select	PNPRDP, A79	LDN=0,279=75	rd-wr	sys con
PSEENI	PNP Serial EEPROM Enable	PNPRDP, A79	LDN=0,279=F0	rd-wr	sys con
PSECI	PNP Serial EEPROM Control	PNPRDP, A79	LDN=0,279=F1	rd-wr	sys con
PPWRI	PNP Power Mode	PNPRDP, A79	LDN=0,279=F2	rd-wr	sys con
PRACTI	PNP CD-ROM Activate Register	PNPRDP, A79	LDN=1,279=30	rd-wr	sys con
PRRCI	PNP CD-ROM I/O Range Check Reg.	PNPRDP, A79	LDN=1,279=31	rd-wr	sys con
PRAHI	PNP set PCDRAR[9:8]	PNPRDP, A79	LDN=1,279=60	rd-wr	sys con
PRALI	PNP set PCDRAR[7:4]	PNPRDP, A79	LDN=1,279=61	rd-wr	sys con
PRISI	PNP CD-ROM IRQ Select	PNPRDP, A79	LDN=1,279=70	rd-wr	sys con
PRITI	PNP CD-ROM IRQ Type	PNPRDP	LDN=1,279=71	read	sys con
PRDSI	PNP CD-ROM DMA Select	PNPRDP, A79	LDN=1,279=74	rd-wr	sys con

FIG. 10C

21/158




FIG. 11





FIG. 12

22/158



23/158




FIG. 14A




FIG. 14B

24/158




FIG. 15




FIG. 16A

25/158




FIG. 16B

26/158




FIG. 16C

27/158




FIG. 17

28/158




FIG. 18




FIG. 19




FIG. 20

29/158




FIG. 21

30/158

<i>Bytes</i>	<i>Description</i>
9	<i>header</i>
3	<i>plug and play version number</i>
33	<i>ANSI identifier string</i>
6	<i>AUDIO logical device</i>
3	<i>channel 1 IRQ allocation</i>
3	<i>channel 2 IRQ allocation</i>
3	<i>channel 1 DMA allocation</i>
3	<i>channel 2 DMA allocation</i>
2	<i>start dependent function priority 0</i>
8	<i>- I/O addr (min 220, max 220, length 1)</i>
8	<i>- I/O addr (min 226, max 226, length 1)</i>
8	<i>- I/O addr (min 228, max 228, length 8)</i>
8	<i>- I/O addr (min 320, max 320, length 8)</i>
238	<i>(repeat above dependent function 7 more times)</i>
1	<i>end dependent function</i>
8	<i>codec I/O address allocation (min 200, max 3FF,</i> <i>length 4, align 4)</i>
4	<i>joystick fixed I/O location (201, length 1)</i>
4	<i>AdLib fixed I/O location (388, length 2)</i>
6	<i>CD-ROM logical device</i>
8	<i>CD-ROM I/O address allocation (min 200, max 3FF,</i> <i>length 16, align 16)</i>
3	<i>CD-ROM IRQ allocation</i>
3	<i>CD-ROM DMA allocation</i>
2	<i>end tag</i>
374	<i>TOTAL</i>

FIG. 22

31/158

Group	Event Description	IRQ Enables	Reporting Mechanism	Clear Mechanism
iasynth	synth voice reaches end of volume ramp	SVC[5] & URSTI[2]	UISR[6], SVII[6], SVC[7]	Set IGIDXR=8Fh
iasynth	synth voice finishes loop	SAC[5] & URSTI[2]	UISR[5], SVII[7], SVC[7]	Set IGIDXR=8Fh
CIRQ	codec record sample counter rolls past zero	CFG1I[1], mode 2 or 3	CSR3I[5], CSR1R[0]	IOW to CSR1R or CSR3I[5]=0
CIRQ	codec playback sample counter rolls past zero	CFG1I[0]	CSR3I[4], CSR1R[0]	IOW to CSR1R or CSR3I[4]=0
CIRQ	codec record FIFO reaches threshold	CFG3I[7], mode 3	CSR3I[5], CSR1R[0]	IOW to CSR1R or CSR3I[5]=0
CIRQ	codec playback FIFO reaches threshold	CFG3I[6], mode 3	CSR3I[4], CSR1R[0]	IOW to CSR1R or CSR3I[4]=0
CIRQ	codec timer reaches zero	CFG2I[6]	CSR3I[6], CSR1R[0]	IOW to CSR1R or CSR3I[6]=0
	extra IRQ: set enables	UDCI[7], UICI[6]	not reported	IOW to UDCI[7]=0
iaalsb	IOR of general port 1	URCR[6], URCR[3], IEMUBI[0]	USRR[4]	IOW to UCLRII
iaalsb	IOW to general port 1	URCR[6], URCR[3], IEMUBI[2]	USRR[3]	IOW to UCLRII

FIG. 23A

32/158

Group	Event Description	IRQ Enables	Reporting Mechanism	Clear Mechanism
iaalsb	IOW of general port 2	URCR[6], URCR[4], IEMUBI[1]	USRR[6]	IOW to UCLRll
iaalsb	IOW to general port 2	URCR[6], URCR[4], IEMUBI[3]	USRR[5]	IOW to UCLRll
iaalsb	IOW of 2xE	URCR[7]	USRR[7]	IOW to UCLRll
iasynth	TC (ISA bus) is reached for DMA to/from local memory (not the codec)	LDMACI[5]	UISR[7] & LDMACI[6]	IOW of LDMACI
iaalsb	IOW to AdLib data register (UADR)**	UASBCI[1]	UISR[4] & UASRR[0]	IOW of UASBCI[1] = 0
iaalsb	IOW to SB U2x6R	UASBCI[5]	UISR[4] & UASRR[3]	IOW of UASBCI[5] = 0
iaalsb	IOW to SB UI2XCR	UASBCI[5]	UISR[4] & UASRR[4]	IOW of UASBCI[5] = 0
iaalsb	AdLib timer 1 rolls past FF	UASBCI[2]	UISR[2], UASRR[2]	IOW to UASBCI[2] = 0
iaalsb	AdLib Timer 2 rolls past FF	UASBCI[3]	UISR[3], UASRR[1]	IOW to UASBCI[3] = 0
iamidi	MIDI transmit ready	GMCR[6:5]	UISR[0]	IOW to GMTDR
iamidi	MIDI data received	GMCR[7]	UISR[1]	IOW of GMRDR
iadrom	external function interrupt	PRACTI[0]	none	none

FIG. 23B

33/158




FIG. 24A




FIG. 25

FIG. 24B-1

35/158




FIG. 24B-2

36/158




FIG. 24C-1

37/158




FIG. 24C-2

38/158




FIG. 24D-1




FIG. 24D-2

40/158




FIG. 24D-3

41/158




FIG. 24D-4

42/158

PWR24, the 24.576 MHz. Oscillator from High to Low. I2C24SUSPRQ becomes active immediately and ICLK24M to the codec module is allowed to clock for at least 100 microseconds then turned off. It is stopped such that no glitches are possible; after a trailing edge, it stays low. After the clock is disabled the oscillator is disabled by grounding XTAL10.

PWR24, the 24.576 MHz. Oscillator from Low to High. The oscillator is enabled and a 16-bit counter is allowed clock through 64K states to insure that the oscillator has stabilized. Then ICLK24M is allowed to start toggling without the possibility of glitching. At least 100 microseconds after that I2COSUSPRQ is disabled.

PWRL, Local Memory Control Enable from High to Low. I2LSUSPRQ becomes active immediately. ICLK16ML is allowed to toggle for at least 100 microseconds and then disabled without the possibility of glitching. After ICLK16ML stops toggling, I2LSUSPIP becomes active.

PWRL, Local Memory Control Enable from Low to High. I2LSUSPIP goes inactive immediately and ICLK16ML is allowed to start toggling without the possibility of glitching. At least 100 microseconds after that, I2LSUSPRQ goes inactive.

FIG. 26A

43/158

PWRS, Synth Enable from High to Low. I2SSUSPRQ becomes active immediately. ICLK16MS is allowed to toggle for at least 100 microseconds and then disabled without the possibility of glitching.

PWRS, Synth Enable from Low to High. ICLK16ML is immediately allowed to start toggling without the possibility of glitching. At least 100 microseconds after that, I2SSUSPRQ goes inactive.

PPWRI[3:0]. The state of these latches is driven off to their respective modules (bit[3] to the ports module and bits[2:0] to the codec module) to disable clocks and place circuitry in low-power mode.

Enter Shut-Down Mode. When PPWRI[6:1] are all cleared with a single I/O write, then, besides the activity to the individual modules described above, the 16.9 MHz. oscillator will be disabled. This is accomplished by waiting for at least 100 microseconds and then turning off all clocks without possibility of glitching. Then the oscillator is disabled by grounding XTAL20.

Exit Shut-Down Mode. When any of the PPWRI[6:1] bits are set, then, besides the activity of the individual bits described above, the 16.9 MHz. oscillator will be re-enabled. First, the oscillator is re-enabled. XTAL 1 is run into a 16-bit counter to count our 64K states before it is assumed to be stable. At this point, the 16.9 MHz. clocks to various modules are allowed to start toggling without possibility of glitching. After the clocks start toggling, the bits that have been re-enabled start their routine, as described above.

FIG. 26B

44/158




FIG. 27

45/158

<i>Name</i>	<i>Qty</i>	<i>Type</i>	<i>Description</i>
<i>AEN</i>	<i>1</i>	<i>input</i>	<i>Address enable from the ISA bus, used to distinguish between DMA and I/O cycles.</i>
<i>C32KHZ</i>	<i>1</i>	<i>input</i>	<i>32KHZ Clock. Suspend-mode refresh clock for local DRAM. This pin can also be used as an output for the LMC's EFFECT# (see PIN SUMMARY in the general description part of this document).</i>
<i>CD_CS</i>	<i>1</i>	<i>output</i>	<i>Chip select to the CD-ROM controller. This can also be used for the external serial port (see PIN SUMMARY in the general description).</i>
<i>CD_DAK#</i>	<i>1</i>	<i>output</i>	<i>DMA acknowlege to the CD-ROM controller. This can also be used for the external serial port (see PIN SUMMARY in the general description).</i>
<i>CD_DRQ</i>	<i>1</i>	<i>input</i>	<i>DMA request from CD-ROM controller. This can also be used for the external serial port (see PIN SUMMARY in the general description).</i>
<i>CD_IRQ</i>	<i>1</i>	<i>input</i>	<i>Interrupt request from CD-ROM controller. This can also be used for the external serial port (see PIN SUMMARY in the general description).</i>

FIG. 28A

46/158

<i>Name</i>	<i>Qty</i>	<i>Type</i>	<i>Description</i>
<i>DAK[7,6,5,3,1,0]#</i>	<i>6</i>	<i>input</i>	<i>The selectable DMA acknowledge lines from the ISA bus. DAK 0, 1, and 3 are used for 8-bit DMA transfers and DAK 5, 6, and 7 are used for 16-bit DMA.</i>
<i>DRQ[7,6,5,3,1,0]#</i>	<i>6</i>	<i>oc output</i>	<i>The selectable DMA request lines to the ISA bus. DRQ 0, 1, and 3 are used for 8-bit DMA transfers and DRQ 5, 6, and 7 are used for 16-bit DMA.</i>
<i>IOCHRDY</i>	<i>1</i>	<i>oc output</i>	<i>I/O channel ready to the ISA bus, used to generate wait states.</i>
<i>IOCS16#</i>	<i>1</i>	<i>oc output</i>	<i>16-bit capability indication to the ISA bus.</i>
<i>IOR#</i>	<i>1</i>	<i>input</i>	<i>I/O read command from the ISA bus.</i>
<i>IOW#</i>	<i>1</i>	<i>input</i>	<i>I/O write command from the ISA bus.</i>
<i>IRQ[15,12,11,7,5,3,2]</i>	<i>7</i>	<i>oc output</i>	<i>The selectable interrupt requests to the ISA bus.</i>
<i>IOCHK#</i>	<i>1</i>	<i>oc output</i>	<i>I/O channel check on the ISA bus; used to generate an NMI.</i>
<i>PNPCS</i>	<i>1</i>	<i>bi-dir</i>	<i>Active high output used as chip select for the Plug and Play serial EPROM. This is an input during reset; its state is latched by the trailing edge of RESET to determine if the IC is in PNP-compliant mode (low) or PNP-system mode (high).</i>

FIG. 28B

47/158

<i>Name</i>	<i>Qty</i>	<i>Type</i>	<i>Description</i>
<i>RESET</i>	<i>1</i>	<i>input</i>	<i>Reset from the ISA bus.</i>
<i>SA[11:0]</i>	<i>12</i>	<i>input</i>	<i>The 12 lower bits of the ISA address bus.</i>
<i>SBHE#</i>	<i>1</i>	<i>input</i>	<i>Byte high enable from the ISA address bus. When interfacing to an 8-bit ISA bus, this pin must be disconnected.</i>
<i>SD[15:0]</i>	<i>16</i>	<i>bi-dir</i>	<i>ISA data bus.</i>
<i>SUSPEND#</i>	<i>1</i>	<i>input</i>	<i>Low-power suspend mode. When active, all chip activity becomes frozen, the oscillators are turned off, C32KHZ is used to refresh DRAM, and most of the ISA-bus inputs and outputs are isolated from the IC. This pin can also be used as an output for the LMC's FRSYNC# (see PIN SUMMARY in the general description part of this document).</i>
<i>TC</i>	<i>1</i>	<i>input</i>	<i>Terminal Count indicates the end of a DMA group from the ISA bus.</i>
<i>XTAL1I</i>	<i>1</i>	<i>input</i>	<i>Crystal 1 input. Input from the 24.576 MHz. crystal.</i>
<i>XTAL1O</i>	<i>1</i>	<i>output</i>	<i>Crystal 1 ouput. Output to the 24.576 MHz. crystal.</i>
<i>XTAL2I</i>	<i>1</i>	<i>input</i>	<i>Crystal 2 input. Input from the 16.9344 MHz. crystal.</i>
<i>XTAL2O</i>	<i>1</i>	<i>output</i>	<i>Crystal 2 output. Output to the 16.9344 MHz. crystal.</i>

FIG. 28C

48/158





FIG. 29

8

FIG. 30



50/158




FIG. 31




FIG. 32




FIG. 33

51/158




FIG. 34A




FIG. 34B




FIG. 34C

52/158




FIG. 35




FIG. 36

53/158




FIG. 37

54/158

<i>DMA Chan</i>	<i>Sample Size</i>	<i>Description</i>
<i>8-bit</i>	<i>8-bit</i>	<i>Each DMA request-acknowledge cycle transfers one byte that is placed in the current track number; the track number increments with each byte transferred.</i>
<i>8-bit</i>	<i>16-bit</i>	<i>Each DMA request-acknowledge cycle transfers two bytes that are placed at the current track number; the track number increments with each 16-bit value transferred.</i>
<i>16-bit</i>	<i>8-bit</i>	<i>Each DMA request-acknowledge cycle transfers two bytes; the lower byte is placed in the current track number, the track number is incremented and the upper byte is placed in that track; the track number is then incremented again.</i>
<i>16-bit</i>	<i>16-bit</i>	<i>Each DMA request-acknowledge cycle transfers one 16-bit value that is placed in the current track number; the track number increments with each 16-bit value transferred.</i>

FIG. 38

55/158




FIG. 39A

56/158




FIG. 39B

57/158




FIG. 40




FIG. 46

58/158




FIG. 41A




FIG. 41B

59/158




FIG. 42




FIG. 43

60/158




FIG. 44

61/158




FIG. 45A

62/158

<i>0 to +22.5dB (4-bit) gain table</i>							
<i>Value</i>	<i>dB</i>	<i>Value</i>	<i>dB</i>	<i>Value</i>	<i>dB</i>	<i>Value</i>	<i>dB</i>
00h	00.0	04h	+06.0	08h	+12.0	0Ch	+18.0
01h	+01.5	05h	+07.5	09h	+13.5	0Dh	+19.5
02h	+03.0	06h	+09.0	0Ah	+15.0	0Eh	+21.0
03h	+04.5	07h	+10.5	0Bh	+16.5	0Fh	+22.5

<i>0 to -45.0dB (4-bit) attenuation table</i>							
<i>Value</i>	<i>dB</i>	<i>Value</i>	<i>dB</i>	<i>Value</i>	<i>dB</i>	<i>Value</i>	<i>dB</i>
00h	00.0	04h	-12.0	08h	-24.0	0Ch	-36.0
01h	-03.0	05h	-15.0	09h	-27.0	0Dh	-39.0
02h	-06.0	06h	-18.0	0Ah	-30.0	0Eh	-42.0
03h	-09.0	07h	-21.0	0Bh	-33.0	0Fh	-45.0

<i>12 to -34.5dB (5-bit) gain attenuation table</i>							
<i>Value</i>	<i>dB</i>	<i>Value</i>	<i>dB</i>	<i>Value</i>	<i>dB</i>	<i>Value</i>	<i>dB</i>
00h	+12.0	08h	00.0	10h	-12.0	18h	-24.0
01h	+10.5	09h	-01.5	11h	-13.5	19h	-25.5
02h	+09.0	0Ah	-03.0	12h	-15.0	1Ah	-27.0
03h	+07.5	0Bh	-04.5	13h	-16.5	1Bh	-28.5
04h	+06.0	0Ch	-06.0	14h	-18.0	1Ch	-30.0
05h	+04.5	0Dh	-07.5	15h	-19.5	1Dh	-31.5
06h	+03.0	0Eh	-09.0	16h	-21.0	1Eh	-33.0
07h	+01.5	0Fh	-10.5	17h	-22.5	1Fh	-34.5

FIG. 45B-1

63/158

<i>0 to -46.5dB (5-bit) attenuation table for CLOAI and CROAI</i>							
Value	dB	Value	dB	Value	dB	Value	dB
00h	00.0	08h	-12.0	10h	-24.0	18h	-36.0
01h	-01.5	09h	-13.5	11h	-25.5	19h	-37.5
02h	-03.0	0Ah	-15.0	12h	-27.0	1Ah	-39.0
03h	-04.5	0Bh	-16.5	13h	-28.5	1Bh	-40.5
04h	-06.0	0Ch	-18.0	14h	-30.0	1Ch	-42.0
05h	-07.5	0Dh	-19.5	15h	-31.5	1Dh	-43.5
06h	-09.0	0Eh	-21.0	16h	-33.0	1Eh	-45.0
07h	-10.5	0Fh	-22.5	17h	-34.5	1Fh	-46.5

<i>0 to -94.5dB (6-bit) attenuation table</i>							
Value	dB	Value	dB	Value	dB	Value	dB
00h	00.0	10h	-24.0	20h	-48.0	30h	-72.0
01h	-01.5	11h	-25.5	21h	-49.5	31h	-73.5
02h	-03.0	12h	-27.0	22h	-51.0	32h	-75.0
03h	-04.5	13h	-28.5	23h	-52.5	33h	-76.5
04h	-06.0	14h	-30.0	24h	-54.0	34h	-78.0
05h	-07.5	15h	-31.5	25h	-55.5	35h	-79.5
06h	-09.0	16h	-33.0	26h	-57.0	36h	-81.0
07h	-10.5	17h	-34.5	27h	-58.5	37h	-82.5
08h	-12.0	18h	-36.0	28h	-60.0	38h	-84.0
09h	-13.5	19h	-37.5	29h	-61.5	39h	-85.5
0Ah	-15.0	1Ah	-39.0	2Ah	-63.0	3Ah	-87.0
0Bh	-16.5	1Bh	-40.5	2Bh	-64.5	3Bh	-88.5
0Ch	-18.0	1Ch	-42.0	2Ch	-66.0	3Ch	-90.0
0Dh	-19.5	1Dh	-43.5	2Dh	-67.5	3Dh	-91.5
0Eh	-21.0	1Eh	-45.0	2Eh	-69.0	3Eh	-93.0
0Fh	-22.5	1Fh	-46.5	2Fh	-70.5	3Fh	-94.5

FIG. 45B-2

64/158




FIG. 47

65/158




FIG. 48

66/158




FIG. 49A

67/158




FIG. 49B

68/158




FIG. 50

69/158




FIG. 51




FIG. 52

70/158




FIG. 53A




FIG. 53B

71/158




FIG. 53C




FIG. 53D

72/158




FIG. 53E




FIG. 53F

73/158




FIG. 54

74/158




FIG. 55

75/158




FIG. 56

76/158




FIG. 57

77/158




FIG. 58

78/158




FIG. 59

79/158




FIG. 60




FIG. 61

80/158




FIG. 62A

81/158




FIG. 62B

82/158




FIG. 63A

83/158





FIG. 63B

84/158

REPLACEMENT
SHEET



Noise Shaper Signal
Flow Graph (SFG)

FIG. 64

85/158




FIG. 65

86/158




FIG. 66

87/158




FIG. 67

88/158




FIG. 68

89/158




FIG. 69

90/158




FIG. 70

91/158




FIG. 71

92/158





FIG. 72

93/158



Frequency(Hz)
($f_s = 8 \text{ KHz}$)

FIG. 73

94/158




FIG. 74

95/158




FIG. 75

96/158




FIG. 76

97/158




FIG. 77

98/158




FIG. 78

99/158






FIG. 79

100/158



101/158



102/158




FIG. 82

103/158




FIG. 83

104/158




FIG. 84

105/158




FIG. 85

106/158




FIG. 86

107/158




FIG. 87

108/158





FIG. 88

$$D = Z^{-1} = \text{delay}$$

Block diagram of Decim. 1914

FIG. 89



110/158




FIG. 90





FIG. 91

111/158



Block diagram of Half-band Filter - Direct Form

FIG. 92

112/158




FIG. 93

113/158




FIG. 94




FIG. 95

114/158




FIG. 96

115/158




FIG. 97




FIG. 98

116/158




FIG. 99

117/158




FIG. 100




FIG. 101

118/158




FIG. 102

119/158




FIG. 103

120/158




FIG. 104A




FIG. 104B

121/158

Forward looping




FIG. 104C

Reverse looping




FIG. 104D

122/158

Bi-directional looping




FIG. 104E

PCM playback




FIG. 104F

* indicates self-modifying

** indicates program modification

123/158




FIG. 105A




FIG. 105B

124/158

Forward looping




FIG. 105C

Reverse looping




FIG. 105D

125/158

Bi-directional looping




FIG. 105E

* indicates self-modifying

126/158




FIG. 106A





FIG. 106B

127/158



128/158




FIG. 107B

129/158




FIG. 107C

130/158

For normal modes

Clock #	Result bus	op	Reg. array bus	equation	comments
1			FLFO		<ul style="list-style-type: none"> load register array with next value from LFO generator if LFO and voice match
2	sign extended FLFO	+ 18s	FC	$FC(LFO) = FC + FLFO$	
3	[+, -] result	+ 34s	ADD	$NADD = ADD \pm FC(LFO)$	<ul style="list-style-type: none"> invert result based on DIR load ADD into register to drive LMC load ADDfr into register to drive Signal Path
4	[+, -] (result => temp2)	+ 34s	[+END, -START]	$[-NADD + END, NADD - START]$	<ul style="list-style-type: none"> choose [+END, -START] based on LPE, BLEN, DIR latch sign of operation sign = 1 indicates $NADD > END$ or $NADD < START$
5	result				
6	result				

FIG. 108A-1

131/158

For normal modes

Clock #	Result bus	op	Reg. array bus	equation	comments
7	[+, -] result	+ 34s	[START, END]	[START, END] ±[±NADD ±[START, END]	<ul style="list-style-type: none"> choose [+, -] and [END, START] based on LPE, BLEN and DIR load ADD + 1 into register to drive LMC
8	result		[result, temp2]		<ul style="list-style-type: none"> choose [result, temp2] based on latched sign values above upper bits truncate to get 32 bit unsigned result
9					
10					
11					
12					

FIG. 108A-2

132/158

For Boundary mirror mode ($ENH=1$, $ENPCM=1$, $LPE=1$)

Clock #	Result bus	op	Reg. array bus	equation	comments
1			FLFO		<ul style="list-style-type: none"> load register array with next value from LFO generator if LFO and voice match
2	sign extended FLFO	+ 18s	FC	$FC(LFO) = FC + FLFO$	
3	(result = > temp1)	+ 34s	ADD	$NADD = ADD \pm FC(LFO)$	<ul style="list-style-type: none"> load ADD into register to drive LMC load ADDfr into register to drive Signal Path
4	(result = > temp2)	+ 34s	-END	NADD-END	
5	(result = > temp3)	+ 34s	-temp1	ADD-END	<ul style="list-style-type: none"> latch sign of operation sign=0 indicates $ADD \geq END$
6	temp3	+ 34s	-1	NADD-END-1	<ul style="list-style-type: none"> latch sign of operation sign=0 indicates $NADD \geq END+1$

FIG. 108B-1

133/158

For Boundary mirror mode (ENH=1, ENPCM=1, LPE=1)

Clock #	Result bus	op	Reg. array bus	equation	comments
7	result	+ 34s	START = > temp4	START + (NADD- END-1)	<ul style="list-style-type: none"> load ADD+1 into register if sign=1 in operation 5 or START if sign=0, register will drive LMC load START into temp4 for operation 12
8	result		[result, temp2]		<ul style="list-style-type: none"> choose [result, temp2] based on latched sign value of operation 6 above upper bits truncate to get 32 bit unsigned result
9	0	+ 33s	EADD		<ul style="list-style-type: none"> load EADD into Effects buffer based on SMSI[0]

FIG. 108B-2

134/158

For Boundary mirror mode ($ENH=1$, $ENPCM=1$, $LPE=1$)

Clock #	Result bus	op	Reg. array bus	equation	comments
10	result=EADD, EADD => temp2	+ 33s	-END	EADD-END	<ul style="list-style-type: none"> latch sign of operation sign=0 indicates if EADD ≥ END load EADD into temp2 for operation 11
11	1	+ 34s	temp2=EADD	NEADD +EADD+1	
12			[temp4=START, result]		<ul style="list-style-type: none"> choose [START, result] based on latched sign above upper bits truncate to get 32 bit unsigned result

FIG. 108B-3

The diagram illustrates the internal architecture of the 1032 REGISTER ARRAY. It shows the flow of data from input registers (1057) through various processing blocks (1058, 1060, 1061, 1062, 1063, 1064) to output registers (1056). The input registers include START[7:0], ROFF[11:0], RA[14:3], EVOL[11:0], RA[14:3], LOFF[11:0], and RA[14:3]. The output registers include LDSE, DRSE, INVRA, INVRES, LDADDR, CLIP, LDRVOL, LDLVOL, LDEVOL, and SSMP_MOP[13:0]. The processing blocks include LDCTRL, DR SIGNALS, LD SIGNALS, SIGN EXTEND, ADD/SUB, and various volume generation control blocks (1061, 1062, 1063, 1064). The diagram also shows the flow of data through the SIGNAL PATH, which includes LDBUF, DRRVOL, DRVOL, and DREVOL.

FIG. 109A

136/158





FIG. 109B

137/158



138/158

Clock #	Result bus	op	Reg. array bus	equation	comments
1			ROFF(PAN)		<ul style="list-style-type: none"> start decoding PAN based on OFFEN
2			VLF0		<ul style="list-style-type: none"> load register array with next value from LFO generator if LFO voices match
3	sign extended VLF0	+ 17s	VOL	$VOL(L) + VLF0$	<ul style="list-style-type: none"> add volume LFO variation to VOL
4	result = > temp1	+ 15u	-ROFF	$VOL(L) + VLF0 - ROFF$	<ul style="list-style-type: none"> ROFF output from ROM or register array based on OFFEN result can not be greater than 32767 or negative
5	temp1	+ 15u	-LOFF	$VOL(L) + VLF0 - LOFF$	<ul style="list-style-type: none"> LOFF output from ROM or register array based on OFFEN result can not be greater than 32767 or negative
6	temp1 0	+ 15u	[+, -] EVOL	$VOL(L) + VLF0 - EVOL$ EVOL	<ul style="list-style-type: none"> offset by EVOL or just output EVOL based on SMSI[AEP] result can not be greater than 32767 or negative


FIG. 110A

139/158

Clock #	Result bus	op	Reg. array bus	equation	comments
7			VOLINC		
8	[+, -] shifted VOLINC	+ 17s	VOL	$VOL \pm VOLINC$	<ul style="list-style-type: none"> enable update of VOL based on FR8 or FR64 shift VOLINC bit field based on rate bits invert result bus input based on DIR
9	[+, -] (result => temp1)	+ 17s	[+END, -START]	$\pm(VOL \pm VOLINC) \pm [START, END]$	<ul style="list-style-type: none"> choose [+END, -START] based on LPE, BLEN, DIR latch sign of operation
10	[+, -] result	+ 17s	[END, START]	$[START, END] \pm (\pm(VOL VOLINC)) \pm [START, END]$	<ul style="list-style-type: none"> choose [+, -] and [END, START] based on LPE, BLEN and DIR
11	[result, temp1]		NEXT VOL = result bus		<ul style="list-style-type: none"> choose [result, temp1] on the result bus based on latch sign value above upper bits truncate to get 15 bit unsigned result
12					

FIG. 110B

gating
signal
1/0



141/158





FIG. 112


142/158




1032

FIG. 113

143/158



144/158



145/158




FIG. 115

146/158




FIG. 116A

The diagram illustrates the internal architecture of the SSMP. It features two main input buses, A and B, and a clock input PHI1. The core components include:

- MULT [16:0]**: A multiplier block (1102) that takes inputs from bus A and bus B. Its output is **SSPM_MOP[13:0]**.
- VOLUME GENERATION** (1012): Receives **SSPM_MOP[13:0]** and provides control signals to the **GENERATION ADDRESS** block.
- GENERATION ADDRESS** (1000): Receives control signals from the **VOLUME GENERATION** block and provides the **START SIGNAL PATH**.
- TEMP 1** (1112): A temporary storage block that receives data from bus A and outputs to bus B.
- ROUT** (1114): A register that receives data from bus A and outputs to bus B.
- LOUT** (1116): A register that receives data from bus A and outputs to bus B.
- EOUT** (1118): A register that receives data from bus A and outputs to bus B.
- ACCUMULATION** (1030): A block that receives data from bus B and provides control signals to the **ROUT**, **LOUT**, and **EOUT** registers.

The diagram also shows various control signals and data paths, including **LDMULT**, **DRMULT**, **DRRVOL**, **DRLVOL**, **DREVOL**, **DRADDFR**, **LDBUF**, **LDTEMP 1**, **DRTEMP 1**, **START**, **ACCUMULATION**, **LDROUT**, **LDLOUT**, **LDEOUT**, **SSPM_OUT[15:0]**, **DRROUT**, **DRLOUT**, and **DREOUT**.

FIG. 116B

148/158

Clock #	MULT bus	X op	MULT op	A bus	+ op
1				S2	+ 17s
2	ADD/SUB result	* 17s	ADDR	ADD/SUB result	
3					
4					
5	MULT results			MULT result	+ 16s
6	ADD/SUB result => temp1	* 16s	RVOL	ADD/SUB result	
7	temp1	* 16s	LVOL	[S1 new => S reg, S1]	+ 16s

FIG. 117A

149/158

B bus	MULT equation	ADD/SUB equation
-S1		S2-S1
	$(S2-S1) \cdot (ADDfr/1024)$	
S1		$S = S1 + ((S2-S1) \cdot (ADDfr/1024))$
	$S \cdot 2^{(RVOL/256)-16}$	
0	$S \cdot 2^{(LVOL/256)-16}$	S1 new => S1 reg

A

D

FIG. 117B

150/158

8	temp1	* 16s	EVOL	+ 16s	D
9	MULT result=> ROUT			[[+, -] ADD/SUB result => S1 reg, nop]	
10	MULT result=> LOUT			[S2 new => S reg, S2]	
11	MULT result=> EOUT			[2 • (S(z)), nop]	
12				[[+, -] ADD/SUB result => ADD LAT reg, nop]	

FIG. 117C

151/158

B bus	MULT equation	ADD/SUB equation
[33, nop]	$S \cdot 2^{(EVOL/256)-16}$	$(33 + 2(\overline{S(z)})) \cdot 2^{\overline{S(v)}}$
[[+, -] 33, nop]		$4 \cdot (\pm 33 \mp ((33 + 2(\overline{S(z)})) \cdot 2^{\overline{S(v)}}))$
0		S2 new => ADD LAT reg
[33, nop]		$(33 + 2(\overline{S(z)})) \cdot 2^{\overline{S(v)}}$
[[+, -] 33, nop]		$4 \cdot (\pm 33 \mp ((33 + 2(\overline{S(z)})) \cdot 2^{\overline{S(v)}}))$

FIG. 117D

152/158




FIG. 118

153/158

Clock #		op		equation	comments
1	R.ACC	+	ROUT	$R.ACC. = R.ACC. + ROUT$	
2	L.ACC	+	LOUT	$L.ACC. = L.ACC. + LOUT$	
3	E.ACC.0	+	[EOUT,0]	$E.ACC.0 = E.ACC.0 + [EOUT,0]$	• EOUT or 0 is added based on SEAS[0]
4	E.ACC.1	+	[EOUT,0]	$E.ACC.1 = E.ACC.1 + [EOUT,0]$	• EOUT or 0 is added based on SEAS[1]
5	E.ACC.2	+	[EOUT,0]	$E.ACC.2 = E.ACC.2 + [EOUT,0]$	• EOUT or 0 is added based on SEAS[2]
6	E.ACC.3	+	[EOUT,0]	$E.ACC.3 = E.ACC.3 + [EOUT,0]$	• EOUT or 0 is added based on SEAS[3]
7	E.ACC.4	+	[EOUT,0]	$E.ACC.4 = E.ACC.4 + [EOUT,0]$	• EOUT or 0 is added based on SEAS[4]
8	E.ACC.5	+	[EOUT,0]	$E.ACC.5 = E.ACC.5 + [EOUT,0]$	• EOUT or 0 is added based on SEAS[5]
9	E.ACC.6	+	[EOUT,0]	$E.ACC.6 = E.ACC.6 + [EOUT,0]$	• EOUT or 0 is added based on SEAS[6]
10	E.ACC.7	+	[EOUT,0]	$E.ACC.7 = E.ACC.7 + [EOUT,0]$	• EOUT or 0 is added based on SEAS[7]
11					<ul style="list-style-type: none"> • if voice is an effects voice output appropriate effects accumulator based on lower 3 bits of voice number • on 32nd voice output R and L accumulators
12					

FIG. 119

154/158

SSG	SRG	SAG	SVG
LFSYNC			
0.12. FSYNC			
1. AV(in)			
2	0,12		
3	1. RD0		
4	2. RD0		
5	3	0.12	0.12
6	4	1. NFLFO(in)	1
7	5. WR31*	2	2. NVLFO(in)
8	6. WR31*	3. ADD(out) ADDfr(out)0	3
9	7	4	4
10	8	5	5. RVOL(out)0
11	9	6	6. LVOL(out)0
0,12. VN(out)	10	7. START(out)	7. EVOL(out)0
1. AV(in)	11	8	8
2	0.12	9. EADD(out)0	9
3	1. RD1	10	10
4	2. RD1	11	11
5	3	0.12	0.12
6	4	1. NFLFO(in)	1
7	5 <i>WRO</i>	2	2. NVLFO(in)
8	6 <i>WRO</i>	3. ADD(out) ADDfr(out)1	3
9	7	4	4
10	8	5	5. RVOL(out)1
11	9	6	6. LVOL(out)1
0.12. VN(out)	10	7. START(out)	7. EVOL(out)1

FIG. 120A

*NOT DONE AFTER RESET

155/158

1. AV(in)	11	8	8
2	0.12	9. EADD(out)1	9
3	1. RD2	10	10
4	2. RD2	11	11
5	3	0.12	0.12
6	4	1. NFLFO(in)	1
7	5. WR1	2	2. NVLFO(in)
8	6. WR1	3. ADD(out) ADDfr(out)2	3
9	7	4	4
10	8	5	5. RVOL(out)2
11	9	6	6. LVOL(out)2
0.12. VN(out)	10	7. START(out)	7. EVOL(out)2
1. AV(in)	11	8	8
2	0.12	9. EADD(out)2	9
3	1. RD3	10	10
4	2. RD3	11	11
5	3	0.12	0.12
6	4	1. NFLFO(in)	1
7	5. WR2	2	2. NVLFO(in)
8	6. WR2	3. ADD(out) ADDfr(out)3	3
9	7	4	4
10	8	5	5. RVOL(out)3
11	9	6	6. LVOL(out)3
0.12. VN(out)	10	7. START(out)	7. EVOL(out)3
1. AV(in)	11	8	8

FIG. 120B

156/158

SSP	SAC	LMC
		syn1
		2
		3
		4
		o,e1
		2
		3
		4
		syn1
		2
		3. ADD(in)
		4
0.12		syn1
1		2
2. ADDfr(in)31*		3. [ADD+1(in). START(in)]
3		4
4		o,e1
5		2. S1(out)
6. RVOL(in)31*		3
7. LVOL(in)31* S1(in)	B ↓	4
8. EVOL(out)31*		syn1
9. ROUT(out)31*	0.12	2. S2(out)
10. LOUT(out)31* S2(in)	1. ROUT(in)31	3. ADD (in)
11. EOUT(out)31*	2. LOUT(in)31	4
0,12	3. EOUT(in)31	syn1
1	4	2

FIG. 120C

157/158

2. ADDfr(in)0	5	3. [ADD+1(in), START(in)]
3	6	4
4	7	o,e1
5	8	2. S1(out)
6. RVOL(in)0	9	3
7. LVOL(in)0 S1(in)	10	4
8. EVOL(in)0	11. R&Lacc(out) EACC(out)31	syn1
9. ROUT(out)0	0.12	2. S2(out)
10. LOUT(out)0 S2(in)	1. ROUT(in)0	3. ADD(in)
11. EOUT(out)0	2. LOUT(in)0	4
0.12	3. EOUT(in)0	syn1
1	4	2
2. ADDfr(in)1	5	3. [ADD+1(in), START(in)]
3	6	4
4	7	o,e1
5	8	2. S1(out)
6. RVOL(in)1	9	3
7. LVOL(in)1 S1(in)	10	4
8. EVOL(in)1	11. EACC(out)0	syn1
9. ROUT(out)1	0.12	2. S2(out)
10. LOUT(out)1 S2(in)	1. ROUT(in)1	3. ADD(in)
11. EOUT(out)1	2. LOUT(in)1	4
0,12	3. EOUT(in)1	syn1
1	4	2
2. ADDfr(in)2	5	3. [ADD+1(in), START(in)]

FIG. 120D

158/158




FIG. 121
(Prior Art)




FIG. 122
(Prior Art)